PTO/SB/08B (08-03) Approved for use through 07/31/2006, OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE rwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Complete if Known Substitute for 600 **Application Number** 10/666,964 INFORMATION DISCLOSURE Filing Date Sep. 17, 2003 STATEMENT BY APPLICANT **First Named Inventor** Mahesh A. Iyer Art Unit 2184 2129 (Use as many sheets as necessary) **Examiner Name**

Attorney Docket Number

06816.0506CON2

Sheet

1

of

		NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.			
H	1	A. Aharon, A. Bar-David, B. Dorfman, E. Gofman, M. Leibowitz, and V. Schwartzburd, "Verification of the IBM RISC System/6000 by a Dynamic Biased Pseudo-Random Test Program Generator", IBM Systems Journal, Vol. 30, No. 4, 1991, pp. 527-538.			
#	2	E. Bin, R. Emek, G. Shurek, and A. Ziv, "Using a Constraint Satisfaction Formulation and Solution Techniques for Random Test Program Generation", IBM Systems Journal, Vol. 41, No. 3, 2002, pp. 386-400.			
4	3	A. K. Chandra and V. S. Iyengar, "Constraint Solving for Test Case Generation", Proceedings of International Conference on Computer Design, 1992, pp. 245-248.			
4	4	A. K. Chandra, V. S. Iyengar, D. Jameson, R. Jawalekar, I. Nair, B. Rosen, M. Mullen, J. Yoon, R. Armoni, D. Geist, and Y. Wolfsthal, "AVPGEN – A Test Case Generator for Architecture Verification", IEEE Transactions on VLSI Systems, Vol. 3, No. 2, June 1995, pp. 188-200.			
#	5	CY. Huang and KT. Cheng, "Assertion Checking by Combined Word-level ATPG and Modular Arithmetic Constraint-Solving Techniques", Proceedings of the Design Automation Conference, June 2000.			
H	6	M. A. Iyer, "High Time for High-Level ATPG", Panel position statement, Proceedings of the International Test Conference, 1999, pp. 1112.			
H	7.	W. Kunz, and D. Pradhan, "Recursive Learning: A New Implication Technique for Efficient Solutions to CAD-problems - Test, Verification and Optimization", IEEE Transactions on Computer-Aided Design, Vol. 13, No. 9, September 1994, pp. 1143-1158.			
4	- 8	I. Yuan, K. Shultz, C. Pixley, H. Miller, and A. Aziz, "Modeling Design Constraints and Biasing in Simulation Using BDDs", Proceedings of the International Conference on Computer-Aided Design, November 1999, pp. 584-589.			

		/			
Examiner		. /	Date	/	./_
Signature	- /h	\mathcal{I}	Considered	12/07	/05

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including cathedrage and submitting the complete process on the ISPTO. The will use describe the individual case. Any comments on the gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.